## **GUJARAT TECHNOLOGICAL UNIVERSITY** M. E. - SEMESTER – III • EXAMINATION – WINTER • 2013

Subject code: 732604Date: 28-11-2013Subject Name: Low –power CMOS VLSI Circuit DesignTime: 10.30 am – 01.00 pmTotal Marks: 70Instructions:1. Attempt all questions.2. Make suitable assumptions wherever necessary.			
3. Figures to the right indicate full marks.			
Q.1	(a)	What is the need of Variable Threshold CMOS (VTCMOS) circuits? Discuss VTCMOS circuits in detail.	07
	<b>(b</b> )	Explain Current-Mode Adders.	07
Q.2		Discuss short- circuit dissipation in active power dissipation. Discuss standby leakage control using transistor stacks (self reverse bias)	07 07
	<b>.</b>	OR	~-
	(b)	Discuss Carry Select Adders (CSL) and compare its performance with Ripple Carry Adder (RCA).	07
Q.3	(a) (b)	Discuss Baugh-Wooley multiplier with its basic building blocks. Discuss Electrically Erasable Programmable ROM (EEPROM) cell. <b>OR</b>	07 07
Q.3	(a)	Discuss Reduction of Switched Capacitance in Low-power CMOS Logic circuits.	07
	<b>(b</b> )	Discuss Fowler-Nordheim tunneling.	07
Q.4	(a)	Discuss low power techniques at architecture level and circuit level for ROM.	07
	<b>(b)</b>	Draw and discuss conventional current sense amplifier OR	07
Q.4	(a)	Discuss the operation of Shared-BL SRAM cell and explain the cause of increased access time.	07
	<b>(b)</b>	Discuss Booth's algorithm for multiplication.	07
Q.5	(a) (b)	Discuss 16-bit Carry Skip Adders using 4-bit skip blocks. Discuss Precharge and equalization circuit in SRAM. <b>OR</b>	07 07
Q.5	(a) (b)	List the types of DRAM, and discuss any two in brief. Explain architecture–driven voltage scaling for low power designs	07 07

\*\*\*\*