Seat No.:	Enrolment No

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER – II • EXAMINATION – WINTER • 2014 Subject code: 1710412 Date• 05-12-2014

	·	Pate US-12-2014	
	·	ect Name: Digital VLSI Design	
		e: 02:30 pm - 05:00 pm Total Marks: 70	
	Inst	ructions: 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks.	
Q.1	(a) (b)	Explain NAND Gate using CMOS, pass and CPL logic. Write short note on CMOS NOR2 Gate. Explain its usefulness.	07 07
Q.2	(a) (b)	Explain typical fabrication process of MOSFET. Explain in short (i) Difference between AOI and OAI. (ii) Difference between Pass and CPL. (iii) Stick diagram layout of CMOS NOR2. OR	07 07
	(b)	Compare energy band diagram for the components that make up the MOS transistor. Draw and explain energy band diagram of the combined MOS system.	07
Q.3	(a) (b)	Draw resistive load nMOS inverter. Discuss its voltage transfer characteristic with important points. Comment on power and area consideration of resistive load nMOS inverter. Explain RC delay model for CMOS inverter with appropriate diagram and explain how	07 07
	(-)	rise time and fall time are computed if inverter is driving another inverter. OR	
Q.3	(a) (b)	Write short note on Interconnect parasitic. Sketch $Y = (\overrightarrow{AB} + C) \stackrel{\longleftarrow}{ED}$ with transistor widths chosen to achieve effective rise and fall resistance equal; to a unit inverter. Also sketch RC delay model for same.	07 07
Q.4	(a) (b)	Explain VLSI design flow and hierarchy. Explain dynamic NOR gate with diagram. OR	07 07
Q.4	(a)	Explain in short (i) Inversion (ii) Depletion Depth. (iii) Channel Length Modulation.	07
	(b)	Explain behavior of bistable elements.	07
Q.5	(a)	Explain D Flipflop with appropriate diagram and waveforms. Draw MOS transistor level schematic.	07
	(b)	Stick diagram layout of CMOS NAND2. OR	07
Q.5	(a) (b)	Describe resistive load inverter circuit with layout. Explain 2 input CMOS full adder circuit with layout.	07 07
