## **GUJARAT TECHNOLOGICAL UNIVERSITY** ME - SEMESTER- I• EXAMINATION – WINTER 2014

		Code: 3715201 Date:06/01/ 2 Name: Advanced Computer Architecture	Date:06/01/ 2015 Total Marks: 70	
Ti	•	:30 to 5:00 Pm Total Marks		
	1. 2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a) (b)	Write a short note on Classes of Computers Explain 3 stage pipeline in ARM architecture	07 07	
Q.2	(a) (b)	<ul><li>Explain Control Dependences in detail.</li><li>Explain the below mentioned concepts and differentiate them.</li><li>1.RISC and CISC</li><li>2. Big-endian and Little-endian.</li></ul>	07 07	
	(b)	<b>OR</b> Writ e about caches memory? Why Caches memory is required?	07	
Q.3	(a) (b)	List advantages & disadvantages of On chip RAM What is Snoop control unit (SCU).	07 07	
Q.3	(a) (b)	Draw block diagram of Unified instruction and data cache Explain about Translation Look-Aside Buffer	07 07	
Q.4	(a) (b)	Explain for Bus architecture with the Architecture Diagram Draw block diagram of Harvard architecture based data an instruction caches OR	07 07	
Q.4	(a) (b)	Write about Memory Organization in System architecture? Explain different Multi-processor architecture?	07 07	
Q.5	(a) (b)	Give the difference between INTEL,ARM, Power PC architecture Explain about the SPARC and Power PC architectures <b>OR</b>	07 07	
Q.5	(a)	Explain about Basic VLIW Design Principles? What are Implications for	07	
	(b)	Compilers design in VLIW. What is a tool chain? What are essential components of a tool chain and explain each.	07	

\*\*\*\*\*