Seat No.:	
$N_{\alpha}$	

## GUJARAT TECHNOLOGICAL UNIVERSITY M. E. - SEMESTER – I • EXAMINATION – WINTER • 2014

Sub	ject (	code: 710403N Date: 03-12-2014	
Sub	ject l	Name: ASIC Design	
Tin	ne: 10	0:30 am - 01:00 pm Total Marks: 70	
Instructions:			
		Attempt all questions.	
	2.	Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
	<b>J.</b>	rightes to the right mulcate full marks.	
<b>Q.1</b>	(a)	What is CPLD? Draw its basic structure and give its applications.	07
	<b>(b)</b>	Explain the ASIC Design flow.	07
Q.2	(a)	How Look Up Table (LUT) is used to implement any function in FPGA? Explain with example.	07
	<b>(b)</b>	Explain assertion statement with example.  OR	07
	<b>(b)</b>	Explain the Floor Planning in detail.	07
Q.3	(a)	What are the draw backs of PLAs? How PLAs are used to implement combinational circuits?	07
	<b>(b)</b>	Write a short note on Block statement and explain its applications.  OR	07
Q.3	(a) (b)	Write a short note on FPGA programming technologies.  Explain the conditional signal assignment statement and selected signal assignment statement with example.	07 07
Q.4	(a) (b)	Explain Test Bench with example. Briefly explain Finite State Machine (FSM) and write the advantages of Finite State Machine.	07 07
		OR	
Q.4	(a)	Explain configuration and package declaration statements using necessary examples.	07
	<b>(b)</b>	Briefly explain (i) Full Custom ASICs (ii) Standard Cell Based ASICs (iii) Gate-Array Based ASICs.	07
Q.5	(a)	Write a VHDL code for 4 bit Parallel adder using structural modeling style with neat circuit Diagram and Truth Table.	07
	<b>(b)</b>	Write a VHDL code for 16 input priority encoder with Truth Table.  OR	07
Q.5	(a)	Write a VHDL code for 4x1 MUX using Behavioral and Dataflow modeling style.	07
	<b>(b)</b>	Write a VHDL code for 16 bit serial-in, serial-out shift register with inputs SI (serial input), RST (reset), EN (enable), CK (clock) and output SO (serial output).	07

\*\*\*\*\*