Seat No.:	Enrolment No.

		PDDC- SEMESTER-II - EXAMINATION – SUMMER 2017	
Su	bjec	t Code: X21102 Date:01/06/201	17
	•	t Name: DIGITAL LOGIC DESIGN DESIGN	
		10:30 AM to 01:00 PM Total Marks:	70
lns	1. 2.	tions: Attempt any five questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a) (b)	 Answer the followings: Convert the number (0.625)₁₀ in to binary. Convert (A29)₁₆ in to decimal. Define positive logic. Define negative logic. If a 500 Hz square wave drives pin 3 of a 7404, what is the wave form of pin 4. If a Low level is applied at pin 1 of 7408, what is the voltage at pin 3. Write a truth table for Ex or gate. Define the following terms: Chip, Quad, Fan-out, Propagation delay, Literal, Nibble, Max term. 	07
Q.2	(a) (b)	Do as directed: 1) Justify "NAND gate as a universal gate". 2) Using 10's complement subtracts: 72532 -3250. 3) Using 9's complement subtracts: 72532-3250.	03 02 02 07
Q.3	(a) (b)	given Boolean function, $F(A,B,C,D,E) = \Sigma(0,2,5,7,13,15,18,20,21,23,28,29,31)$	07 07
Q.4	(a) (b)	What do you mean by combination logic circuit? Enlist the design steps. Obtain the logic circuit of the full substractor. Write the significance of code conversion. Derive the BCD to excess-3 code converter.	07 07
Q.5	(a) (b)	What do you mean by multiplexer? Implement $F(A,B,C,D)=\Sigma(0,1,3,4,8,9,15)$ using multiplexer. Write a brief note on PLA.	07 07
Q.6	(a) (b)	What is race around condition? Explain the Master slave JK Flip flop. Design a counter that has a repeated sequence of six state: 0,1,2,4,5,6 and repeat using JK Flip Flop.	07 07
Q.7	(a)	Write brief note on "Status Register" and draw the block diagram of an 8-bit	07

ALU with a 4-bit status register.

(b) Design a serial adder using a sequential logic procedure.

07