Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY PDDC - SEMESTER- VI • EXAMINATION - WINTER 2016

Subject Code: X 61102			Date:26/11/2016	
Tir	ne: 10 tructio 1. 2.		Marks: 70	
Q.1	(a) (b)	State Moore's Law and Explain full semicustom and full custom desig Explain the Local Oxidation of Silicon (LOCOS) technique for fabrication and discuss the bird's beak problem.		07 07
Q.2	(a)	Explain depletion, Inversion and channel creation for MOSFET with diagram.	necessary (07
	(b)	What is scaling and why it is required in MOSFET technology. Expla scaling in detail.	in voltage (07
		OR		
	(b)	Explain the short-channel effect in detail.	(07
Q.3	(a) (b)	Draw and explain VTC of resistive load inverter. Define the critical voltages V_{IL} , V_{IH} , V_{OL} and V_{OH} and Noise marginizerter.		07 07
		OR		
Q.3	(a) (b)	Define TPLH and TPHL. Derive equation of TPHL for CMOS inverter. Explain the basic Principles of Pass transistor circuits and discuss it with examples.		07 07
Q.4	(a)	Draw the CMOS circuit for the following Boolean function: Z = (A(D + E) + BC)) '	(07
	(b)	Explain Voltage bootstrapping with necessary derivation and diagram. OR	(07
Q.4	(a) (b)	Explain the Precharge and evaluate mechanism for dynamic CMOS logic Draw and explain Master- slave D flip-flop using CMOS implementation		07 07
Q.5	(a) (b)	Explain built in self test (BIST). Explain CMOS Latch up problems. Suggest remedies for it. OR		07 07
Q.5	(a) (b)	Explain the on chip clock distribution techniques. Draw and explain architecture of FPGA and CPLD.		07 07
