GUJARAT TECHNOLOGICAL UNIVERSITY PDDC - SEMESTER - III • EXAMINATION - WINTER 2012

Date: 28/12/2012

Subject code: X 30902

Subject Name: Analog and Digital Electronics

Time: 10.30 am - 01.00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. **Q.1** (a) What is op-amp? Discuss four basic building blocks of an op-amp and list the 07 characteristics of an ideal op-amp. **(b)** Define and Explain the following terms. 07 (1) Input offset voltage (2) Output voltage swing (3) CMRR (4) Gain Bandwidth Product Why op-amps are not used in open loop configuration for linear application? What 07 0.2 do you understand by negative feedback? (b) Draw circuit of a closed loop non-inverting amplifier and derive formula for 07 voltage gain with feedback. OR (b) An IC741 op-amp is connected in voltage shunt feedback configuration. $R_1 = 470 \Omega$ 07 and $R_F = 4.7 \text{ k} \Omega$. Calculate the values of A_F , R_{iF} , R_{oF} , f_F and V_{ooT} . Op-amp specifications are given as, $R_o=75 \Omega$, $f_o=5 Hz$. A = 2000000 $R_i=2 M \Omega$ Supply voltage = $\pm 15 V$ output voltage swing = $\pm 13 V$ and Draw high frequency model of an op-amp and express open-loop voltage gain as a function 07 0.3 of frequency. What is corner frequency? Discuss op-amp application as a First-order high-pass Butterworth filter. **07** (a) Explain: Summing Amplifier both inverting and non-inverting configuration. What 07 0.3 modifications are required to obtain weighted sum of signals? Explain: *IC 555* as a Monostable Multivibrator. 07 0.4 Show how AND and OR gate can be fabricated using (1) only *NAND* gates (2) 07 only NOR gates. **(b)** Discuss: De Morgan's theorems. 07 OR (a) (1) Use 12 bit 2's complement method to subtract 79.625 from 27.125. **Q.4** 07 (2) Convert (756.603)₈ to hexadecimal. (b) With the help of neat circuit diagram, explain the working of a Two Input TTL 07 0.4 NAND Gate. (a) Reduce the expression $\sum m(0,2,3,4,5,6)$ using K-map and implement it using AOI 07 0.5 logic as well as NAND logic. (b) Draw logic diagram of a Full Adder using AOI logic, NAND logic and NOR logic. 07 **Q.5** (a) Define the following terms as applied to flip-flops. 07 (3) Propagation delay (4) maximum clock (1) Set-up time (2) Hold time frequency **(b)** What is a register? What is a shift register? What are the types of shift registers? Briefly discuss the applications of shift registers.
