GUJARAT TECHNOLOGICAL UNIVERSITY PDDC - SEMESTER-VI • EXAMINATION – WINTER 2013

	Subject Code: X61102 Date: 06-12-2013		
Subject Name: VLSI Technology and DesignTotal Marks: 70Time: 02.30 pm - 05.00 pmTotal Marks: 701. Attempt all questions.Total Marks: 702. Make suitable assumptions wherever necessary.Figures to the right indicate full marks.			
Q.1	(a) (b)	Give difference between semicustom and full custom design. Draw and explain Y chart of VLSI design flow. Also draw simplified flow of VLSI design flow.	07 07
Q.2	(a) (b)	Derive current - voltage equation for NMOS. Explain n-well CMOS Process with necessary sketches. OR	07 07
	(b)	 Explain following terms in short. 1) Controllability. 2) Moore's law. 3) Punch through 4) Noise Margin 5) CPLD 6) Set up time. 7) Hold time. 	07
Q.3	(a) (b)	Draw and explain architecture of FPGA. Draw CMOS and depletion NMOS load implementation for following Boolean equation 1) $\mathbf{Z} = \overline{\mathbf{ADE} + \mathbf{BC}}$	07 07
$2) \mathbf{Z} = \mathbf{A} + \mathbf{D}\mathbf{E} + \mathbf{B}\mathbf{C}$			
Q.3	(a)	OR Explain voltage scaling. Explain effect of voltage scaling on drain current, power dissipation and power density.	07
	(b)	Draw and explain VTC of CMOS inverter.	07
Q.4	(a) (b)	Draw and explain VTC of resistive load inverter. Derive equation of T_{PLH} and T_{PHL} for CMOS inverter. OR	07 07
Q.4	(a)	Draw and explain working of CMOS transmission gate. Also explain characteristics of CMOS transmission gate.	07
Q.4	(b)	Discuss basic principal of pass transistor circuits.	07
Q.5	(a) (b)	Draw and explain on chip clock generation and distribution. What is Latch-up problem in CMOS inverter? Write its prevention. OR	07 07
Q.5	(a) (b)	Explain CMOS dynamic circuits techniques. Draw and explain JK latch using CMOS implementation	07 07

1