Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY PDDC - SEMESTER-III • EXAMINATION - WINTER • 2014

Subject Code: X30902 Date: 29-12-2014 **Subject Name: Analog and Digital Electronics** Time: 10:30 am - 01:00 pm **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. **Q.1** What are the feedback configurations? Draw an Op-amp Inverting amplifier circuit 07 (a) and obtain the frequency response curve for it. Derive an expression for it. Sketch the circuit of Op-amp as Differentiator and explain with necessary 07 **(b)** waveforms. **Q.2** Draw the circuit for dual input balanced output differential amplifier using constant 07 current bias circuit. Why current mirror circuit preferred to constant current bias for differential amplifier. (b) Define and explain the following Op-amp parameters and state the Ideal Op Amp **07** conditions: (1) Input offset current (2) Input bias current. (3) Slew rate. (4) PSRR OR **(b)** Discuss universality of NOR gate, also Derive all gates with the help of NOR gate. **07 Q.3** What do you mean by input offset voltage? Draw and explain offset voltage 07 compensating network. Explain the full adder with help of circuit diagram using NAND gate write the truth 07 **(b)** table. OR **Q.3** (a) Explain De'Morgans theorems giving necessary logic expressions and diagrams. **07** Explain the working of Master-Slave J-K flip-flop. 07 **Q.4** Sketch the diagram of 555 timers as an astable Multivibrator. Explain its working **07** and derive equation for frequency of output waveform. What do you mean by a K map? List it's advantages and disadvantages. **(b) 07 Q.4** With sketch realize the expression X = AB + CD using (a) 07 (i) NAND gates only and (ii) NOR gates only Compare the CMOS and TTL logic. **07 (b)** 0.5 (a) Draw functional block diagram of IC 555 & discuss function of each pin. 07 Discuss multiplexers & demultiplexers with suitable diagram. 07 **(b)** OR Explain the working of PLL using appropriate block diagram and explain any one Q.5 07 application of the same. **(b)** With the help of neat circuit diagram explain the working of: **07** (i) A two input TTL NAND gate (ii) A two input CMOS NOR gate.
